
1996 Microchip Technology Inc.
DS30412C-page 51
PIC17C4X
used. The 32-bit result is stored in four registers
RES3:RES0. To account for the sign bits of the argu-
ments, each argument pairs most signicant bit (MSb)
is tested and the appropriate subtractions are done.
EQUATION 8-2:
16 x 16 SIGNED
MULTIPLICATION
ALGORITHM
RES3:RES0
= ARG1H:ARG1L * ARG2H:ARG2L
= (ARG1H * ARG2H * 216)+
(ARG1H * ARG2L * 28)+
(ARG1L * ARG2H * 28)+
(ARG1L * ARG2L)
+
(-1 * ARG2H<7> * ARG1H:ARG1L * 216)+
(-1 * ARG1H<7> * ARG2H:ARG2L * 216)
EXAMPLE 8-4:
16 x 16 SIGNED MULTIPLY
ROUTINE
MOVFP
ARG1L, WREG
MULWF
ARG2L
; ARG1L * ARG2L ->
;
PRODH:PRODL
MOVPF
PRODH, RES1 ;
MOVPF
PRODL, RES0 ;
;
MOVFP
ARG1H, WREG
MULWF
ARG2H
; ARG1H * ARG2H ->
;
PRODH:PRODL
MOVPF
PRODH, RES3 ;
MOVPF
PRODL, RES2 ;
;
MOVFP
ARG1L, WREG
MULWF
ARG2H
; ARG1L * ARG2H ->
;
PRODH:PRODL
MOVFP
PRODL, WREG ;
ADDWF
RES1, F
; Add cross
MOVFP
PRODH, WREG ;
products
ADDWFC
RES2, F
;
CLRF
WREG, F
;
ADDWFC
RES3, F
;
MOVFP
ARG1H, WREG ;
MULWF
ARG2L
; ARG1H * ARG2L ->
;
PRODH:PRODL
MOVFP
PRODL, WREG ;
ADDWF
RES1, F
; Add cross
MOVFP
PRODH, WREG ;
products
ADDWFC
RES2, F
;
CLRF
WREG, F
;
ADDWFC
RES3, F
;
BTFSS
ARG2H, 7
; ARG2H:ARG2L neg?
GOTO
SIGN_ARG1
; no, check ARG1
MOVFP
ARG1L, WREG ;
SUBWF
RES2
;
MOVFP
ARG1H, WREG ;
SUBWFB
RES3
;
SIGN_ARG1
BTFSS
ARG1H, 7
; ARG1H:ARG1L neg?
GOTO
CONT_CODE
; no, done
MOVFP
ARG2L, WREG ;
SUBWF
RES2
;
MOVFP
ARG2H, WREG ;
SUBWFB
RES3
;
CONT_CODE
: